We have experimentally investigated the role of thinning down the channel thickness and using high InAs composition as a channel material, which aims to improve the electrostatic integrity of the device as well as high frequency characteristics of the device. To do so, we have fabricated InAs PHEMTs with tch = 10 nm, together with reference In0.7Ga0.3As PHEMTs with tch = 13 nm. In comparison with reference In0.7Ga0.3As ones, InAs PHEMTs with tch = 10 nm exhibit excellent electrostatic integrity of the device down to Lg = 30 nm regime, such as subthreshold swing (S=75 mV/dec), DIBL = 84 mV/V and gm_max = 1.9 mS/mm at VDS = 0.5 V. Besides, InAs PHEMTs with Lg = 30 nm show outstanding fT = 600 GHz and fmax = 490 GHz at VDS = 0.5 V. More importantly, InAs PHEMTs exhibit a far better scaling behaviors, down to Lg = 30 nm regimes. Indeed, InAs is a promising choice of the channel material for future THz and logic applications.
Introduction

InP-based
High-Electron-Mobility-Transistors (HEMTs) have shown outstanding promise for future Tera-Hz (THz) electronics as well as post-Si CMOS logic applications. This is mainly as a result of the excellent carrier transport properties of high-InAs composition InGaAs which is used as channel material [1] [2] [3] . In FETs, the path for high-frequency and highspeed performance is gate-length (Lg) scaling. However, this requires harmonious scaling of all device dimensions. Without this, in the sub-100 nm regime, gate length scaling alone often results in at best modest performance improvements [4] . In particular, maintaining electrostatic integrity in the sub-100 nm regime requires the use of a very thin channel, together with a thin barrier. Thin channels suffer from enhanced carrier scattering and result in decreased performance. We have recently been investigating the combination of a very thin channel with enhanced InAs composition as a way to remedy this problem. Our results have shown outstanding high frequency performance as well as logic operation that compares favorably to that of Si in the 30 nm gate length range [5] [6] .
In order to understand in detail advantages of this device design, in this work, we report on sub-100 nm InAs PHEMTs and reference In0.7Ga0.3As PHEMTs that have been fabricated simultaneously following an identical process. This study reveals the relative roles of channel composition and channel thickness in device performance. Fig. 1 shows a cross-sectional view of the devices fabricated in this work. Our devices are built in an InP substrate. The heterostructures and the device fabrication process have been reported before [5] [6] . The only difference in both families of devices is the channel design. The InAs PHEMTs feature a 10 nm thick channel containing a 5 nm pure InAs layer inside, whereas In0.7Ga0.3As PHEMTs features a 13 nm thick channel containing an 8 nm In0.7Ga0.3As layer. In Hall epi wafers but using a simpler 10 nm In0.53Ga0.47As cap with 1 x 10 18 /cm 3 , the Hall mobility (μn,Hall) of InAs PHEMTs was 13,200 cm 2 /V-s, which is about 20% better than that of reference In0.7Ga0.3As PHEMTs.
Process Technology
The fabricated devices here bring together novel design features to reduce parasitic capacitance and resistance, to improve short-channel effects, to speed up electron transport. Among them, a three-step gate recess process was used to scale down the In0. In addition, as Lg decreases, InAs devices show better ID scalability than In0.7Ga0.3As ones. A trade-off with InAs subchannel is an increased output conductance (go) or kink effect. These are related with the used InAs subchannel with narrow bandgap (Eg), which presumably induces more impact-ionization rate in the channel [7] . As shown below, however, this does not result in degraded RF gain characteristics for InAs PHEMTs. Improvements in the carrier transport properties can be more clearly observed in the transconductance (gm) characteristics. Fig. 4 shows the measured gm as a function of VGS for both types of 30 nm devices at VDS = 0.5 V. We can see how InAs PHEMTs outperform against In0.7Ga0.3As ones, especially in the sense of much higher peak gm. Fig. 5 shows the scaling behavior of gm_max (on the left axis) and DIBL (on the right axis) as a function of Lg, at VDS = 0.5 V. The InAs PHEMTs exhibit much higher values of gm_max and, more importantly, better gm_max scalability than InGaAs PHEMTs. In fact, the InAs devices show outstanding gm_max of 1.9 mS/μm, at VDS = 0.5 V. At the same time, the InAs devices show much better DIBL scalability down to Lg = 30 nm. Microwave performance was characterized from 0.5 to 40 GHz using an HP 8510C network analyzer with an LRM calibration standard. Fig. 6 shows the extracted cut-off frequency (fT) and maximum oscillation frequency (fmax) as a function of Lg for both families of devices. Here, we used on-wafer open/short deembedding method to subtract pad capacitances and inductances. Similar to DC characteristics above, InAs PHEMTs exhibit not only higher values of fT and fmax, but also much better fT and fmax scalability down to Lg = 30 nm. In particular, 30 nm InAs devices show an excellent fT of above 600 GHz at VDS = 0.5 V. Looking at fmax characteristics in both families of devices, we find an interesting contradiction of the higher fmax of the InAs devices even with their worse DC output conductance (go) caused by the kink effect. In trying to understand this behavior, Fig. 7 plots small-signal extracted go against frequency for both devices with Lg = 30 nm for different values of VDS. InAs devices exhibit more frequency dispersion in go in the lower frequency range as a consequence of the kink effect. However, as the frequency increases beyond the key time constant for the kink effect [8] , InAs devices eventually show lower values of go than InGaAs ones. This improvement in go arises from the use of a thin channel, and eventually results in an improved fmax for the InAs devices. 
Conclusions
In summary, we have experimentally identified the benefit of thin channel and high InAs composition, aiming to improve the electrostatic integrity of the device as well as carrier transport properties. In comparison with reference In0.7Ga0.3As PHEMTs with tch = 13 nm, InAs PHEMTs with tch = 10 nm exhibit excellent electrostatic integrity of the device, such as better subthreshold swing, DIBL and gm scalability down to 30 nm Lg regime. Besides, InAs PHEMTs with Lg = 30 nm show outstanding gm_max = 1.9 S/mm, fT = 600 GHz and fmax = 490 GHz at VDS = 0.5 V. Indeed, InAs is a promising choice of the channel material for future THz and logic applications.
